

80–100 V Low-Side Lateral Double-Diffused Metal Oxide Semiconductor Device with Sided Isolation of 0.35 μm Complementary Metal Oxide Semiconductor-Compatible Process

Shao-Ming Yang,^{1,2*} Gene Sheu,¹ and Chirag Aryadeep¹

¹Department of Computer Science and Information Engineering, Asia University,
500 Lioufeng Rd., Wufeng Dist., Taichung City, 41354 Taiwan

²Department of Medical Research, China Medical University Hospital,
China Medical University, Taichung, Taiwan

(Received April 20, 2017 accepted August 15, 2017)

Keywords: linear p-top, charge balance, multiple RESURF, specific on-state resistance, side isolation

In this study, a novel 80–100 V multiple reduced surface field (RESURF) lateral double-diffused metal oxide semiconductor (LDMOS) transistor with shallow trench isolation (STI) on both sides of the structure is developed and simulated using a Sentaurus process simulator. The proposed multiple RESURF LDMOS structure achieves benchmark specific on-state resistance while maintaining breakdown voltages of 80 and 100 V with better safe-operating area (SOA) performance. The key feature of this novel n-channel LDMOS (NLDMOS) device is the presence of linear p-top rings in the n-drift region. The optimization of the linear p-top mask design and concentration of p-top in the region is performed in order to achieve benchmark on-state resistance with the desired breakdown voltage. Linear p-top helps the diffusion current to move faster in the drift region, which helps to reduce on-state resistance.

1. Introduction

A lateral double-diffused metal oxide semiconductor (LDMOS) transistor is widely used in smart power technologies. Its applications are mainly in display drivers, power switching, digital audio, and power management devices. Sensor applications like biosensors, gas sensors, and pressure sensors use natural biopolymer materials of LDMOS. It has recently attracted attention due to its compatibility with a complementary metal oxide semiconductor (CMOS) and it can be easily developed in high-voltage LDMOS devices, which have a great deal of high-speed switching capability and prospective applications in consumer electronics. To broaden the applicability of LDMOS devices, it is necessary to enhance their electrical performance characteristics, such as breakdown voltage, low on-state resistance, and high current-driving capability.^(1–4) The semiconductor revolution that started in the 1960s has led to tremendous developments in the area of device design. For many years, experiments have been carried out to improve breakdown voltage while reducing on-state resistance to be as low as possible. While bipolar junction transistors (BJTs) were the foundation of earlier circuits, they gave way to MOSFETs due to

*Corresponding author: e-mail: rickyang121@asia.edu.tw
<http://dx.doi.org/10.18494/SAM.2017.1661>

their many inherent advantages. However, all these devices were used in low-voltage (LV), low-power circuits, mostly for signal conditioning. Traditionally, the high-voltage operation has been realized in LV processes using circuit techniques.^(5,6) However, these techniques increase both the complexity of the circuit and the power requirements. High-voltage LDMOSs make it possible to integrate LV circuits with high-voltage parts instead of using discrete devices.^(7–9) The drift region is present laterally in this case as opposed to power LDMOS structures in which the drift region is vertical.

One point to note is that LDMOS devices are restricted to a niche of high-voltage and low-current circuits, such as cellular telephony, analog power management, “smart” power application, and automotive and audio electronic circuits. They cannot handle high power and therefore cannot be used as a substitute for discrete devices in power electronics circuitry.^(10–12) This device technology offered significant advantages over the previous incumbent device technology, which is the silicon bipolar transistor, providing superior linearity, efficiency, gain, and lower-cost packaging solutions.

In this paper, we discuss how far an n-channel LDMOS (NLDMOS) can be used with its limitations in terms of breakdown voltage and on-state resistance. In this paper, the NLDMOS structure with the concept of multiple reduced surface field (RESURF) and a linear p-top ring is being proposed.^(13–16) Based on the simulation experiments, an 80–100 V low side is obtained with benchmark on-state resistance (R_{sp}). Double and multiple RESURF methods were developed instead of single RESURF technology to improve the junction/weak avalanche leakage in high-electric-field regions, and an additional layer of opposite conductivity (p-top layer) is incorporated inside the n-drift region.^(17,18)

The main purpose of the linear p-top in the NLDMOS is to increase the current-driving capability and maintain the optimum charge balance in the drift region to reduce specific on-state resistance but without sacrificing breakdown voltage, which is the requirement for today’s industries.⁽¹⁹⁾ Figures 1(a) and 1(b) show the schematic structure of the proposed NLDMOS device with side isolation in the front and top views, respectively. The p+ buried layer (PBL) clearly shown in Fig. 1(a) is inserted to improve safe-operating area (SOA) performance.⁽²⁰⁾




Fig. 1. (Color online) Schematic view of low-side NLDMOS structure with side isolations in (a) front and (b) top views.

2. Device Design and Simulation

Various design techniques can be used to optimize the device behavior and integrate high-voltage devices in the circuit. High blocking voltage and low on-state resistance are of special interest when low power losses are under consideration. To achieve a cost-efficient device, designing the device is one of the most important constraints that should be optimized.

The device structure is designed by side isolation techniques to reduce the beta gain, thereby to avoid the Kirk effect and reduce the leakage current. Figures 2(a) and 2(b) respectively show the front and top views of the proposed NLD MOS unit cell structure with shallow trench isolation (STI) regions on both sides of the n-drift region, which are obtained by entaurus process simulation. NLD MOS on-state resistance depends mainly on the driving capability in the drift region. Linear p-top maintains the optimum charge balance in the drift and also increases the driving capability in the drift region without reducing the breakdown voltage.

A linearly varying doped (LVD) p-top layer with improved performance for RESURF LDMOS, which can improve the influence of interconnection-related breakdown better than a conventional RESURF structure, has been utilized and proposed. It is clear from Figs. 2(a) and 2(b) that the linear p-top layer is being placed in the n-drift region in order to create higher p–n charges. For process conditions, a substrate with a p-type <100> orientation and a doping concentration of about $6.9 \times 10^{14} \text{ cm}^{-3}$ was used. An epitaxial n-type layer of $0.6 \mu\text{m}$ thickness was grown on a Si substrate with a doping concentration of about $5.7 \times 10^{16} \text{ cm}^{-3}$.

3. Results and Discussion

The proposed NLD MOS structure with side isolation is simple and cost-effective, is developed by a CMOS-compatible process, and exhibits benchmark on-state resistance and desired breakdown voltage. The device design is simple and can be used as a multicell structure by keeping devices side by side like an array. The process technology of the devices is made the same by adjusting the p-top mask and drift length that we developed for both 80 and 100 V devices. Thus, it is easy to develop a number of devices with different voltages after some optimization. 3D simulations were carried out to obtain the desired breakdown voltages of more than 80 and 100 V for the unit cell device, having possible lower on-state resistance.




Fig. 2. (Color online) Proposed low-side structure in (a) front and (b) top views.

To obtain the desired trade-off between the breakdown voltage and the specific on-state resistance, the linear p-top mask condition has been varied. The main purpose of the linear p-top in the device is to minimize the on-state resistance while reaching the desired breakdown voltages of more than 80 and 100 V. Figure 2(b) shows the 3D simulation structure (top view) with different cut lines. C1 and C3 are the cut lines near the side isolation and C2 is in the middle, over the p-top region. Figures 3(a) and 3(b) show the impact ionization curves for different cut lines at different points in the devices for the proposed 80 and 100 V NLD MOS structures, respectively. The impact ionization point moved towards the drain side due to gate contact field plate extension. The impact ionization peak near the gate decreased and spread towards the drain side. The SOA performance of the device was improved by PBL insertion. The dose and energy of the PBL were varied under various conditions to obtain better SOA characteristics.

From Figs. 4(a) and 4(b), it can be seen that the breakdown voltages of both device structures are more than 80 and 100 V, respectively. The leakage current of the proposed structure is very low.




Fig. 3. (Color online) Surface impact ionization distributions of proposed (a) 80 and (b) 100 V NLD MOS unit cells.




Fig. 4. Breakdown curves for proposed (a) 80 and (b) 100 V NLD MOS unit cells.

In Figs. 5(a) and 5(b), the on-state breakdown voltages of the proposed NLD MOS devices are shown, indicating a good trade-off between the on-state breakdown voltage and the off-state breakdown voltage. PBL insertion has a considerable impact on SOA performance. Without the PBL, saturation and the Kirk effect were observed in SOA performance, which is optimized by inserting the PBL and varying the dose and energy of the PBL.

The on-state resistances of the proposed 80 and 100 V structures are 50.8 and 78.6 $\text{m}\Omega\cdot\text{mm}^2$, respectively, which are lower than the previously proposed 0.13, 0.18, and 0.25 μm technologies in Fig. 6. These structures can be extended up to 120 V with some optimization.




Fig. 5. (Color online) SOA curve for proposed (a) 80 and (b) 100 V NLD MOS unit cells.




Fig. 6. (Color online) Comparison of benchmark off-state breakdown vs on-state resistance (R_{on}) for different technologies.

4. Conclusions

The device structure developed in this study is very competitive in achieving the desired breakdown voltage and benchmark on-state resistance and, additionally, we have proven it to have a better SOA performance. This device structure has a better impact ionization, so it will maintain the hot carrier reliability better. We believe that this device structure can be used for future autoelectronics industries and applications.

Acknowledgments

The authors would like to thank the National Centre for High-performance Computing, National Nano Device Laboratories, and the National Chip Implementation Centre for supporting us.

References

- 1 D. Brisbin, P. Lindorfer, and P. Chaparala: Proc. 44th Annu. Reliability Physics Symp. (IEEE, 2006) p. 329.
- 2 K. Nakamura, Y. Kawaguchi, K. Karouji, K. Watanabe, Y. Yamaguchi, and A. Nakagawa: Proc. 2000 IEEE BIPOLAR/BiCMOS Circuits and Technology Meeting (IEEE, 2000) p. 94.
- 3 M. Shindo, M. Morikawa, T. Fujioka, K. Nagura, K. Kurotani, K. Odaira, T. Uchiyama, and I. Yoshida: Proc. 2001 13th Power Semiconductor Devices and ICs (IEEE, 2001) p. 107.
- 4 Y. J. Lin, S. M. Yang, T. Y. Chien, C. Y. Wu, and Aanand: Proc. Int. Symp. Semiconductor Manufacturing (IEEE, 2016) p. 1.
- 5 A. W. Ludikhuizen: Proc. 12th Int. Symp. Power Semiconductor Devices and ICs (IEEE, 2000) p. 11.
- 6 V. Marcary, T. Sicard, and R. Petrutiu: Proc. 2000 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (IEEE, 2000) p. 90.
- 7 C. Contiero, P. Galbiati, M. Palmieri, and L. Vecchi: Proc. Int. Electron Devices Meeting Technical Digest (IEEE, 1996) p. 465.
- 8 T. Efland, T. Keller, S. Keller, and J. Rodriguez: Proc. Int. Electron Devices Meeting Technical Digest (IEEE, 1994) p. 399.
- 9 A. S. Kashyap, H. A. Mantooth, T. A. Vo, and M. Mojarradi: IEEE Trans. Electron Devices **57** (2010) p. 1431.
- 10 A. S. Kashyap, M. Mudholkar, H. A. Mantooth, T. A. Vo, and M. Mojarradi: Proc. IEEE 2009 Aerospace Conf. (IEEE, 2009) p. 1.
- 11 R. S. Wrathall, B. J. Baliga, K. Shenai, W. Hennessey, and T. P. Chow: Proc. Electron Devices Meeting Technical Digest (IEEE, 1990) p. 954.
- 12 P. G. Y. Tsui, P. V. Gilbert, and S. W. Sun: IEEE Trans. Electron Devices **42** (1995) p. 564.
- 13 R. Deivasigamani, G. Sheu, S. M. Yang, S. Krishna Sai, S. Selvendran, C. Aryadeep, and P. A. Chen: Proc. 2016 e-Manufacturing and Design Collaboration Symp. (IEEE, 2016) p. 1.
- 14 S. M. Yang, E. Hema, A. Mrinal, M. Amanullah, G. Sheu, and P. A. Chen: Proc. 2015 China Semiconductor Technology Int. Conf. (IEEE, 2015) p. 1.
- 15 E. P. Hema, G. Sheu, A. Mrinal, E. D. Kurniawan, S. M. Yang, and P. A. Chen: Proc. IEEE 8th Int. Power Engineering and Optimization Conf. (IEEE, 2014) p. 150.
- 16 P. A. Chen, G. Sheu, S. M. Yang, and M. I. Siddiqui: US Patent No. 61788 (2014).
- 17 Y. J. Chang, S. H. Tu, and G. Sheu: US Patent No. 8154078 (2012).
- 18 A. Kumar, E. Y. Hapsari, V. Kumar, A. Mrinal, G. Sheu, and S. M. Yang: Proc. 2013 IEEE 8th Nanotechnology Materials and Devices Conf. (IEEE, 2013) p. 78.
- 19 E. Y. Hapsari, R. Kumar, G. Sheu, S. M. Yang, and T. V. Anil: Proc. 2013 IEEE 8th Nanotechnology Materials and Devices Conf. (IEEE, 2013) p. 16.
- 20 M. Tsai, G. Sheu, J. R. Tsai, and S. M. Yang: Proc. 2011 IEEE 10th Int. Conf. Electronic Measurement and Instruments (IEEE, 2011) p. 5.

About the Authors



Shao-Ming Yang received his B.S. degree in Electrical Engineering from Fengchia University, Taiwan in 1999, M.S. degree in Electronics Engineering from Chang Gung University, Taiwan in 2001, and Ph.D. degree in Electronics Engineering from National Chiao Tung University, Taiwan in 2008. He is currently an assistant professor in the Department of Computer Science and Information Engineering, Asia University, Taiwan. He is an investigator in the joint Asia University project of the National Nanotechnology Development and Semiconductor Program. His research interests are in AlGaN/GaN HEMT device simulation, power device design, and technology reliability.



Gene Sheu received his Ph.D. degree from the University of Iowa, worked for RCA Laboratory, FairChild Semiconductor Corporation, and became the director of NCR Micro-electronics and general manager of AT&T, and so forth. He is currently the Asia University project leader of the National Nanotechnology Development Program and the semiconductor team leader in the Department of Computer Science and Information Engineering, Asia University, Taiwan. His expertise is in semiconductors.



Chirag Aryadeep received his B.E. degree in Mechanical Engineering from Visvesvaraya Technological University, India, in 2015 and currently he is pursuing his M.S. degree in the Department of Computer Science and Information Engineering, Asia University, Taiwan. His research interests are in semiconductor technology, power devices, process technology, and reliability study.