

Design and Fabrication of Air-Bridge CPW using Porous Silicon and MEMS Technology

Young-Min Kim, Jong-Hyun Lee, Seong-Ho Kong and Kwang-Man Lee^{1,*}

Department of Electronics, Kyungpook National University
1370 Sangyuk-dong, Puk-Gu, Daegu 702-701, Korea

¹Faculty of Electrical and Electronic Engineering, Cheju National University
66 Jejudaehakno, Jeju, Jeju-do 690-756, Korea

(Received August 25, 2004 ; accepted December 6, 2004)

Key words: porous silicon micromachining, TMAH etching, air-bridge structure, multistep oxidation process, coplanar waveguide

This paper proposes a three-dimensional structure for an RF passive device using a thick oxidized porous silicon layer (OPSL). The OPS air-bridge was fabricated using an anodic reaction, reactive ion etching (RIE), tetramethyl ammonium hydroxide (TMAH) etching, and a multistep oxidation process. The problem of the high dielectric loss of a waveguide on silicon can be solved using a thick OPS air-bridge. The three dimensional structures were fabricated using a 20 wt.% TMAH solution at 80°C for 3 h, and the thickness of the micromachined OPS air-bridge was 10 μm. A coplanar waveguide (CPW) structure was also fabricated on the OPSL air-bridge for RF application. The fabricated structure was 2 mm in length, and the width of the signal line and the gap between the ground and the signal lines were 100 μm and 20 μm, respectively. This process is well compatible with conventional complementary metal oxide semiconductor (CMOS) fabrication process without post-processing, and does not require an additional mask for silicon etching.

1. Introduction

With the recent wide-spread development of wireless and mobile communication systems for commercial use, the development of low-cost, low-weight, and high-performance RF-MEMS devices is in great demand. Micromachining is one of the important technologies that offer high functionality and performance at the system level for low cost. Various passive microwave components fabricated by micromachining have already been proposed. At microwave frequencies, monolithic microwave integrated circuits (MMIC's) employ GaAs technology with integrated active devices. While GaAs offers a low dielectric constant and compatibility with active device technology, large-area GaAs substrates are costly to produce with a low defect density. Meanwhile, although silicon has

*Corresponding author, e-mail address: kwangml@cheju.ac.kr

very mature technology for device fabrication and integration, it has not been used as a microwave substrate due to its extremely high dielectric loss.⁽¹⁻³⁾ To overcome this problem, a high-resistivity silicon substrate has been used for the microwave region,⁽⁴⁻⁵⁾ yet this is not good for the integration of silicon active devices. Micromachined structures such as an oxide-bridge or membrane have been identified as a way to overcome the problem of the high dielectric loss of a low-resistivity silicon substrate. Yet, such a structure is relatively fragile, as the oxide bridge supporting the passive elements is too thin for use in a general process.⁽⁶⁻⁸⁾

However, an oxidized porous silicon (OPS) layer offers many advantages as a microwave material for overcoming the high dielectric loss of a low-resistivity silicon substrate in microwave passive devices.⁽⁹⁾ Plus, an OPS layer has low fabrication cost and time for a thick SiO₂ layer compared with other oxidation processes.

Accordingly, in this study, we investigated the three-dimensional structure of an OPS layer for RF-MEMS application. The OPS layer was fabricated using porous silicon micromachining, reactive ion etching (RIE), tetramethyl ammonium hydroxide (TMAH) etching, and a multistep oxidation process.^(10,11) First, the porous silicon layer (PSL) was obtained using an anodic reaction process. Then, the PSL was oxidized by multistep thermal oxidation to form a thick oxide layer. Finally, a three-dimensional structure was formed by a surface micromachining technique using a TMAH solution. A CPW structure was also fabricated on the OPSL air-bridge to lower the insertion loss in the microwave frequency range.

2. Experimental

2.1 Silicon anisotropic etching

Anisotropic chemical wet etching is commonly used in MEMS technology to fabricate three-dimensional structures on a single-crystal silicon wafer. The use of a TMAH solution (Aldrich Chem. Co.) for silicon etching is gaining popularity in MEMS, plus it is complementary metal oxide semiconductor (CMOS) compatible, as it has no mobile K⁺ contaminants, which are often encountered in a KOH-like etchant.

This paper presents the anisotropic etching properties of TMAH solutions for fabricating three-dimensional structures for RF passive elements. The starting material was a (100) p-type silicon wafer. A NON (Si₃N₄(150 nm) / SiO₂(300 nm) / Si₃N₄(150 nm)) structure was produced by LPCVD, APCVD, and PECVD, respectively. The three-dimensional structure of the NON insulator was fabricated by silicon anisotropic etching. The starting etching mixture in the experiment was a 25 wt.% TMAH solution diluted with DI water.

2.2 Formation of oxidized porous silicon


The oxidized porous silicon layer (OPSL) was fabricated by an anodic reaction and a multistep oxidation process.⁽⁹⁻¹⁰⁾ First, the PSL was obtained by an anodic reaction process, then the OPSL was fabricated by a multistep oxidation process. The properties of the PSL, including the porosity, etch depth, and pore size, all depend on the current density, hydrofluoric acid (HF) concentration, silicon type, and silicon resistivity. A porosity of

56% is suitable for oxidation. The OPSL surface analysis was performed by X-ray photoelectron spectroscopy (XPS).


2.3 Design and Fabrication

The coplanar waveguide (CPW) lines were designed for a nominal characteristic impedance of 50Ω . Figure 1 shows the schematic diagrams of an OPS air-bridge CPW on a silicon substrate. Figure 1(a) shows a simplified layout of the ground-signal-ground configuration. A cross-sectional diagram of the CPW is shown in Fig. 1(b). A gold metallized CPW $2.5 \mu\text{m}$ thick on an OPS substrate $20 \mu\text{m}$ thick has been shown to have a measured attenuation per length of 0.1 dB/mm at 4 GHz .⁽⁴⁾ In this study, the CPW lines had a signal linewidth $s = 100 \mu\text{m}$ and a line spacing $w = 20 \mu\text{m}$, and $2 \mu\text{m}$ of Au electrodeposition.

The OPS air-bridge structures were fabricated using an anodic reaction, RIE, TMAH etching, Au electroplating, and a multistep oxidation process.⁽¹¹⁾ Figure 2 shows the



(a)



(b)

Fig. 1. Schematic diagrams of OPS air-bridge CPW. (a) Simplified layout, (b) cross-sectional diagram.




Fig. 2. Fabrication process of OPS air-bridge CPW.

fabrication process of the OPS air-bridge CPW. The substrate was a (100) p-type silicon wafer. First, silicon nitride (Si_3N_4) was deposited on the silicon substrate by LPCVD at 800°C for 30 min to obtain a thickness of 150 nm. Windows for electrical contact were defined on the back-surface, followed by RIE of the Si_3N_4 layer. To provide an ohmic contact for anodization, the silicon nitride resulting from the anodic reaction was patterned and RIE performed. Then, aluminum (Al) with a thickness of 150 nm was deposited using thermal evaporation to provide a uniform current density during the anodic reaction process shown in Fig. 2(a). Thereafter, the OPSL was obtained by an anodic reaction and a multistep oxidation process. The anodic reaction was performed in a 43 wt.% aqueous HF solution for 10 min at room temperature by applying a constant current density of 20 mA/cm^2 . The silicon nitride was then etched away after the anodic reaction process shown in Fig. 2(b). Next, the PSL was pre-oxidized at 400°C under dry oxygen at atmospheric pressure for 30 min, which created a thin layer of silicon dioxide over all the pore walls,

thereby preventing the destruction of the PSL during the further oxidation process. The pre-oxidized PSL was oxidized for 1 h in dry oxygen at 1000°C and for 30 min in wet oxygen at 1000°C for surface solidity. Then, Ni-Cr (50 nm)/Au (50 nm), as a seed layer for the Au electroplating process, was deposited on the front side shown in Fig. 2(c). The 3-D structure was defined using a thick photoresist (SU-8) to obtain a total resist thickness higher than 10 μm . Then, 2 μm of Au was grown by electrodeposition in the resist-free windows. The bath temperature and current density were maintained constant at 40°C and 10 mA/cm², respectively, during the electroplating process. To obtain the 2 μm thickness, the process was performed for 25 min as shown in Fig. 2(d). The seed layer was then removed by wet etching, after the photoresist had been stripped off. The TMAH etching window was defined by a photolithography process. Thereafter, the silicon dioxide and OPS were etched away by RIE as shown in Fig. 2(e). Lastly, the silicon underneath the OPSL was removed by surface micromachining using a TMAH solution. The suspended OPS CPW with a 3-D structure was fabricated using a 20 wt.% TMAH solution at 80°C as shown in Fig. 2(f).

3. Results and Discussion

3.1 Characteristics of silicon anisotropic etching

According to the previous study⁽¹²⁾ on silicon anisotropic etching using a TMAH solution, the silicon etch rate increased linearly with decreasing the TMAH solution concentration from 25 wt.% to 5 wt.% and increasing TMAH solution temperature from 80°C to 90°C. In addition, the etched silicon surface roughness decreased as the TMAH concentration increased.

Figure 3 shows SEM images of the etching pattern obtained with the TMAH solution. The 3-D structures were successfully fabricated. The etching process was performed using a 20 wt.% TMAH solution at 80°C, and the etch rate of the (100) silicon wafer was 32 mm/h.

3.2 Characteristics of OPSL

The properties of the PSL, including the porosity, etch depth, and pore size, all depend on the current density, hydrofluoric acid concentration, silicon type, and silicon resistivity. A porosity of 56% is suitable for oxidation. Figure 4 shows the porosity of the porous silicon with respect to the HF concentration, where the porosity decreased with increasing in the HF concentration. Figure 5 shows the porosity with respect to the current density, where the porosity increased with increasing in the current density.

Thus, to achieve a PSL with a 56% porosity, a 43 wt.% HF solution was used with a constant current density of 20 mA/cm². The thickness of the PSL was fabricated according to the process time. The growth rate of the PSL was 1.4 $\mu\text{m}/\text{min}$, and its porosity was 56%.TM Then, the OPSL was formed using a multistep thermal oxidation process. Figure 6 shows an SEM image of a 10- μm -thick OPSL. The surface and internal composition of the OPSL were analyzed by X-ray photoelectron spectroscopy (XPS). Figure 7 shows the oxide characteristics of the OPSL with respect to surface (Fig. 7(a)) and depth (Fig. 7(b)). The Si-2p peak and O-1s peak of the OPSL surface were measured at the binding energies




Fig. 3. SEM images of etching pattern obtained with TMAH solution (20 wt.%, 80°C). (a) Membrane pattern, (b) resistor pattern.




Fig. 4. Porosity versus HF concentration.




Fig. 5. Porosity *versus* current density.





Fig. 6. SEM image of OPSL with thickness of 10 μm .


of 104.9 eV and 534.1 eV, respectively. The O-1s peak of the OPSL at 10 μm depth was at 534.4 eV. In the case of thermal oxide films, the Si-2p peak and the O-1s peak were at 105.0 eV and 534.2 eV, respectively. As a result, the binding energy of the OPSL compared with that of the thermal oxide film was moved by -0.1 eV and showed almost identical characteristics.

3.3 OPS air-bridge CPW

In this paper, the air-bridge structures were fabricated using an anodic reaction, RIE, a multistep oxidation process, and TMAH etching. First, to fabricate a PSL of about 10 μm thickness, an anodic reaction was performed in a 43 wt.% HF solution for 10 min at room temperature by applying a constant current density of 20 mA/cm^2 . Then, the OPSL was formed by a multistep oxidation process under the above conditions. Lastly, the 3-D structures were fabricated using a 20 wt.% TMAH solution at 80°C for 3 h.



(a)



(b)

Fig. 7. XPS analysis of OPSL. (a) Surface, (b) 10 mm depth.

The micromachined OPS air-bridge is shown in Fig. 8, where the thickness was 10 μm and the 300 μm width of the air-bridge was entirely micromachined. The $\langle 100 \rangle$ -directional etch rate was 32 $\mu\text{m}/\text{h}$.

Figure 9 shows a SEM image of the air-bridge CPW structure for RF application. The CPW was fabricated on the OPSL air-bridge using 10 μm -thick SiO_2 , and the length of the fabricated CPW structure was 2 mm. The width of the signal line and gap between the ground and the signal were 100 μm and 20 μm , respectively. The CPW lines consisted of a double layer of evaporated Ni-Cr/Au followed by 2 μm of Au electrodeposition.




Fig. 8. SEM image of OPS air-bridge structure.




Fig. 9. SEM image of OPS air-bridge CPW structure.

4. Conclusions

OPS air-bridge structures were fabricated by an anodic reaction, RIE, a multistep oxidation process, and a TMAH etching process. The thickness of the OPS air-bridge structure was $10\ \mu\text{m}$, the silicon etch rate was $32\ \mu\text{m}/\text{h}$, and the 3-D structures were fabricated using a 20 wt.% TMAH solution. Thus, a TMAH solution was found to be compatible with the CMOS fabrication process due to the post-processing, plus it did not require any additional photomask or back-surface etching. Also, the structure was stable because of the thick oxide layer. Three-dimensional CPW structures were fabricated by the above fabrication process and found to have a low insertion loss and low dielectric loss in the microwave frequency range.

Accordingly, the advantages of the proposed fabrication process are that it has a low processing cost and enables the fabrication of monolithic structures compatible with analog digital CMOS circuits. The proposed process is also expected to improve the insertion loss characteristics, dispersion characteristics, and phase velocity in MMIC applications.

References

- 1 A. Rosen *et al.*: RCA Rev. **42** (1981) 633.
- 2 J. Bruechler *et al.*: IEEE Transactions on Microwave Theory and Techniques, MTT **34** (1986) 1516.
- 3 J. Stewart: IEEE International Conference on Communication System 1996 (IEEE 1996) 1552
- 4 S. Gamble, B. M. Armstrong, S. J. N. Mitchell, Y. Wu, V. F. Fusco and J. A. C. Stewart: IEEE Microwave and Guided Wave Letters **9** (1999) 395.
- 5 Z. R. Hu, V. F. Fusco, Y. Wu, H. G. Gamble, B. M. Armstrong and J. A. C. Stewart: Microwave Symposium Digest (1996) 299.
- 6 K. J. Herrick *et al.*: IEEE Transactions on Microwave Theory and Techniques **46** (1998) 762.
- 7 A. Dehe, H. Klingbeil, C. Weil, and H. L. Hartnagel: IEEE Microwave and Guided Wave Letters **8** (1998.)
- 8 M. Ozgur, V. Milanovic, C. Zincke and Mona E. Zaghoul: International Symposium Circuits and Systems (1998) 353.
- 9 C. M. Nam and Y. S. Kwon: IEEE Microwave and Guided Wave Letters **8** (1998) 369.
- 10 J. Y. Park, and J. H. Lee: Mater. Chem. Phys. **82** (2003) 134.
- 11 Y. M. Kim, K. Y. Noh, J. Y. Park, J. H. Lee, Y. D. Kim, I. S. Yu, and C.S. Cho: Journal of Korean Physical Society **39** (2001) S2680.
- 12 K. M. Lee, Y. H. Doh, and Y. M. Kim: J. Research Institute of Industrial Technology, Cheju National University, **7(2)** (1996) 123.